



1/7




Fig. 1
(Prior Art)




Fig. 2




Fig. 3



3/7




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 4D




Fig. 4E



App No.: 10/039498

Docket No.: SMQ-072

Inventor: Kamran ZARRINEH et al.

Title: AUTOMATIC GENERATION AND VALIDATION OF
MEMORY TEST MODELS

4/7




Fig. 5



5/7

49

```
1  module <memory_name>
   /* where <memory_name> is the RT-level name of the memory; */
2  CLASS = {REGISTER FILE, SRAM, DRAM};
3  FUNCTION = {RAM, CAM, FIFO};
4  WIDTH = <integer>;
   /* where integer indicates the data width of the memory. */
5  DEPTH = <integer>;
   /* where integer indicates the address depth of the memory. */

6  MIN_ADDRESS = <integer>;
7  MAX_ADDRESS = <integer>;
   /* The minimum and maximum addressable locations for read and write ports. */
8  READ_ADDRESS = {decoded, encoded};
9  WRITE_ADDRESS = {decoded, encoded};
   /* Fully decoded and encoded address signals. */

10 PORTS = {R=<integers>,W=<integer>,RW=<integer>,C=<integer>,S, R};
   /* Where R: read only ports, W: write only ports, RW: read and write ports,
   /* C: compare ports, S: set port, R: reset port

11 WRITE_POLARITIES={W Dpolarity,W Apolarity,W Epolarity,W C L Kpolarity};
   /* polarity = {+, -}
   /* WD+ | WD- : write data acts as an A | B phase latch
   /* WA+ | WA- : write address acts as an A | B phase latch
   /* WE+ | WE- : write enable acts as an A | B phase latch
   /* WCLK+ | WCLK- : actual write occurs on the rising/falling edge

12 READ_POLARITIES={R Dpolarity,R Apolarity,R Epolarity,R CLKpolarity};
   /* polarity = {+, -}
   /* RD+ | RD- : read data acts as an A | B phase latch
   /* RA+ | RA- : read address acts as an A | B phase latch
   /* RE+ | RE- : read enable acts as an A | B phase latch
   /* RCLK+ | RCLK- : read occurs on the rising/falling edge

13 RR_RESOLUTION={R, X};
   /* where R : indicates that the location could be read

14 WW_RESOLUTION={true, false};
   /* where true: indicates that two ports can write to the same location

15 PORT_ARBITRATION={port names};
   /* The order the port names appear in the list determines the dominant ports.

16 RW_RESOLUTION={NW, XW, OW, XX, OX};
   /* where NW: reading new data and writing the data
   /* XW: reading X and writing the data
   /* OW: reading old data and writing data
   /* XX: reading and writing Xs
   /* OX: reading old data and writing X

17 endmodule;
```

Fig. 6



6/7




Fig. 7




Fig. 8